We report a method for manipulating feature sizes in Si-based grating structures by thermal oxidation, which allows the realization of fin width/period ratios not directly accessible by laser interference lithography. Taking advantage of the expansion in volume associated with the thermal oxidation of Si, grating structures with very high fin width/period ratios of the order of 0.96 were obtained, whereas subsequent chemical etching of the oxide yields grating structures with fin width/period ratios as small as ∼0.06.
Introduction
The mass fabrication of integrated circuits, electronic and optical devices on silicon (Si) and silica substrates has been developed for decades [1] .
Si wafers decorated with nanoscaled patterns are potential components for nanoelectromechanical systems (NEMS), as well as for nanofluidic, nanoelectronic and nano-optical devices [2] . Electron beam lithography (EBL) [3] and scanning probe lithography (SPL) [4] have been used to pattern a variety of substrates. Even though serial methods such as EBL and SPL enable the generation of features with a resolution in the nm range, they are costly and time-consuming. Laser interference lithography (LIL) is a parallel high-throughput technique which allows defining patterns on the wafer scale [5] . For instance, large-area arrays of parallel fins with a width W F and a height H , separated by grooves with a width W G , can be fabricated. Their period P is defined as the centre-tocentre distance between two adjacent grooves or two adjacent fins, respectively. However, the nature of optical interference imposes limitations on the attainable ratio DC (duty-cycle) = W F /P (i.e. W G /P = 1 − DC) that typically lies between 0.3 and 0.7. It is nevertheless desirable to fabricate patterns with DC values beyond the range accessible by LIL. We anticipate that arrays of narrow channels in grating structures with DC values close to 1 are an interesting material platform for size-selective preconcentration and sensing of biomolecules. Grating structures with small DC values, i.e. thin fins separated by wide grooves, may find their applications in the lab-ona-chip technology or they may serve as biomedical sensor arrays with enhanced surface area for the detection of proteins and DNA.
Upon thermal oxidation of Si, the volume per Si atom increases by 125% [6] . Therefore, oxidation and subsequent selective etching of the oxide thus formed with aqueous HF solution allow reducing the dimensions of Si micro-and nanostructures [7] . However, previous works have mainly focused on the fabrication of Si nanowires or Si nanodots. Much less attention has been paid to the systematic oxidative expansion of Si nanostructures to reduce the spacing between them. Here we report the systematic exploitation of thermal oxidation to extend the range of realizable feature sizes in grating structures generated by LIL on Si wafers (figure 1). We show that grooves as narrow as 30 nm in grating structures with P = 265 nm on silicon wafers are accessible via the oxidative expansion of Si nanofins. Moreover, the removal of the oxide yields arrays of parallel nanofins with W F values even in the sub-10 nm range.
Experimental details
We spin-coated a 70 nm thick antireflection layer (WiDE-8B, i-fin wet-developable ARC, Brewer Science, USA) and a 180 nm thick photoresist layer (TSMR-iNO27, OHKA, Japan) onto (110) oriented Si wafers covered by a 25 nm thick silica layer (figure 1(a)) and generated line patterns with HeCd lasers (λ = 325 nm) [8] [9] [10] [11] . We removed residual photoresist from the developed areas by a short application of O 2 plasma for 30 s ('descum' process; 100 W; 30 sccm; 10 mbar) using a SI-220 reactive ion etching (RIE) machine (Sentech, Germany). The SiO 2 layer was then removed from the developed areas by a second RIE step with CHF 3 gas plasma (100 W, 20 sccm and 10 mbar, duration 3 min) so that the underlying Si was uncovered ( figure 1(b) ). The grooves were etched with a KOH solution (weight ratio KOH:H 2 O:isopropanol = 2:2:1) at room temperature. The (110) faces of Si exhibit the highest etching rate [12] so that aligned grooves with nearly rectangular cross sections were obtained. Their position was defined by the developed areas where the Si was directly exposed to the base. In the areas still covered by SiO 2 , underetching was prevented by the high etch contrast between the different crystal faces of Si so that nanofins were conserved between adjacent grooves. Subsequently, the remaining silica on top of the Si nanofins was removed by etching with a 5 wt% aqueous HF solution at room temperature ( figure 1(c) ). Thermal oxidation of the wafers at temperatures ranging from 900
• C up to 1050
• C in air led to the growth of fresh silica layers on the Si nanofins, and consequently W G significantly dropped ( figure 1(d) ). A subsequent etching step with aqueous HF solution yielded Si nanofins with reduced W F values, and successively carrying out several oxidation/etching cycles may result in the formation of Si nanofins with WF values even in the sub-10 nm range ( figure 1(e) ). We characterized the patterned Si wafers by scanning electron microscopy (SEM) and transmission electron microscopy (TEM). Cross-sectional specimens for TEM were prepared by embedding the samples in epoxy resin and slicing them with a diamond wire saw into approximately 400 μm thick sections. The sections were ground and polished to a thickness of approximately 80 μm, upturned, dimple-ground and further polished to a thickness less than 15 μm. The samples were then thinned to electron transparency by ion milling from both sides with Ar (PIPS, Gatan). SEM images were taken with JEOL JSM 6300 and 6340 machines operated at accelerating voltages of 5 kV. TEM investigations were carried out with JEOL 1010 and CM 20T machines operated at 100 and 200 kV, respectively. The W G , W F and P values were determined from SEM and TEM images. Because the oxidation of Si at curved interfaces is retarded [13] , the remaining Si cores in the fins were slightly biconcave (cf figure 4(a) ). For the sake of comparability, we determined DC from the widest section of the fins.
Results and discussion
The significant narrowing of the grooves caused by volume expansion upon thermal oxidation is obvious from the SEM images seen in figure 2 . Initially, the width of the developed areas amounted to 135 nm and that of the non-developed areas in between to 130 nm (P = 265 nm). Pattern transfer by RIE and wet etching yielded nanofins with W F = 120 nm and H = 810 nm, separated by nanogrooves with W G = 145 nm, corresponding to a DC value of 0.45 ( figure 2(a) ). Oxidization at 950
• C for 45 and 90 min reduced W G to 120 nm (figure 2(b)) and 100 nm ( figure 2(c)) , respectively. W G amounted to 80 nm ( figure 2(d) ) and to 25 nm (figure 2(e)) after oxidation times of 180 min and 300 min, respectively. In turn, W F increased from initially 120 nm prior to the oxidation ( figure 2(a) ) to 240 nm ( figure 2(e) ). Thus, the DC value increased from 0.45 ( figure 2(a) ) to 0.91 ( figure 2(e) ). Figure 3 displays the relationship between DC and the oxidation time, as determined from figure 2. It should be noted that narrow nanogrooves in grating structures with high DC values close to 1 can be converted to nanochannels by over-oxidation [14] , bonding or deposition steps [15] . Figure 4 shows typical cross-sectional TEM images of the oxidized grating structures. The interface between the Si core and the outer silica layer is clearly discernible ( figure 4(a) ). The Si core with a diameter of ∼90 nm is connected with the underlying Si wafer and covered by a silica layer with a thickness of ∼40-55 nm. The thickness of the silica layer is not uniform because oxidation of Si at curved interfaces is retarded [13, 14] . The silicon nanofins can be converted into silica by extended oxidation times or by oxidation at higher process temperatures. No silicon cores were found in silica nanofins obtained by successive oxidation steps at 950
• C for 100 min and at 1000
• C for 120 min (figures 4(b) and (c)). The W G values of the narrowest parts of the grooves decreased from ∼90 nm ( figure 4(a) ) to ∼10 nm (figures 4(b) and (c)) whereas DC increased from ∼0.67 to ∼0.96.
Grating structures with a very low DC value can be fabricated using grating structures with a high P value as a starting material and one or several successive processing cycles involving thermal oxidation and subsequent removal of the silica formed with aqueous HF solution. For example, Figure 4 . TEM cross-sectional images after thermal oxidation of the silicon nanofins seen in figure 2(a) at (a) 950
• C for 90 min, (b) and (c) 950
• C in air for 100 min followed by another thermal oxidation at 1000
• C in air for 120 min; (b) overview; (c) detail.
subjecting native grating structures with W F = 640 nm, P = 1.4 μm and DC = ∼0.46 ( figure 5(a) ) to several successive processing cycles involving thermal oxidation and wet etching with HF solution yielded modified grating structures with nanofins as narrow as 80 nm separated by silicon grooves with W G ≈ 1.32 μm (figures 5(b) and (c)). Thus, DC could be reduced to a value as small as ∼0.06. Figure 5 (d) shows another grating structure with P ≈ 340 nm, W F ≈ 30 nm and DC ≈ 0.09 obtained from a native grating structure with an initial W F value of 140 nm, an initial P value of about 340 nm and an initial H value of about 1.2 μm, which was processed in the same way as the sample seen in figure 1 , followed by three successive processing cycles involving thermal oxidation at 900
• C in air for 120 min and wet etching with 5 wt% HF solution for 5 min. Future work will aim at the investigation of the mechanical properties of narrow Si nanofins that may significantly deviate from those of bulk Si. • C in air for 120 min followed by chemical etching in 5 wt% HF solution. (c) Silicon fins seen in (b) after three more processing cycles including thermal oxidation at 900
• C for 60 min in air and chemical etching in 5 wt% HF solution. (d) Grating structure with DC = 0.09 obtained from a parent structure with W F = 140 nm and P ≈ 340 nm after three successive processing cycles involving thermal oxidation at 900
• C in air for 120 min and wet etching with 5 wt% HF solution for 5 min.
Summary
In summary, a method for manipulating feature sizes in Sibased grating structures by thermal oxidation was reported, which allows the realization of fin width/period ratios values far beyond the range directly accessible by LIL. Taking advantage of the expansion in volume associated with the thermal oxidation of Si, grating structures with outstandingly high fin width/period ratios of the order of 0.96 were obtained. Selective etching of the silica thus formed yields arrays of narrow nanofins consisting of the residual Si cores. Hence, fin width/period ratios as small as ∼0.06 can be realized by this approach.
